

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria. Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	. 1	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/767,078		01/30/2004	Masayuki Nakamura	501.33808CV4	6119		
20457	7590	07/14/2004		EXAM	EXAMINER		
	•	RY, STOUT & KI	NGUYE	NGUYEN, TAN			
1300 NOR SUITE 180		NTEENTH STREET	ART UNIT	PAPER NUMBER			
ARLINGTO	ON, VA	22209-9889	2818				
				DATE MAILED: 07/14/200	4		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Applicati	on No.	Applicant(s)					
Office Action Summary			78	NAKAMURA ET AL.					
			r	Art Unit					
		Tan	T. Nguyen	2818	1-W				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply									
THE - External formal f	ORTENED STATUTORY PERIOD FOR RE MAILING DATE OF THIS COMMUNICATION IS OF THIS COMMUNICATION IS OF THIS COMMUNICATION IS OF THIS COMMUNICATION IS OF THE WAY OF THE WA	DN. R 1.136(a). In no ev i. a reply within the sta criod will apply and w tatute, cause the app	rent, however, may a reply be time tutory minimum of thirty (30) days rill expire SIX (6) MONTHS from olication to become ABANDONEI	nely filed s will be considered timely. the mailing date of this comr D (35 U.S.C. § 133).	munication.				
Status					· ·				
1)⊠	Responsive to communication(s) filed on 3	0 January 200	<u>)4</u> .						
2a) <u></u> ☐	,	This action is r							
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.								
Dispositi	ion of Claims								
5)⊠ 6)⊠ 7)□	Claim(s) <u>1-24</u> is/are pending in the applica 4a) Of the above claim(s) is/are with Claim(s) <u>1-17 and 21-24</u> is/are allowed. Claim(s) <u>18-20</u> is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction are	drawn from co							
Applicati	ion Papers								
9)[	The specification is objected to by the Exan	niner.							
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.									
	Applicant may not request that any objection to				4.404(4)				
11)□	Replacement drawing sheet(s) including the co The oath or declaration is objected to by the								
Priority (	under 35 U.S.C. § 119								
a)l	Acknowledgment is made of a claim for fore  All b) Some * c) None of:  1. Certified copies of the priority docum  2. Certified copies of the priority docum  3. Copies of the certified copies of the application from the International Busee the attached detailed Office action for a	nents have been ents have been priority docum	en received. en received in Application ents have been receive le 17.2(a)).	on No ed in this National St	tage				
	ce of References Cited (PTO-892)		4) Interview Summary						
3) 🔯 Infor	ce of Draftsperson's Patent Drawing Review (PTO-948 mation Disclosure Statement(s) (PTO-1449 or PTO/SE Province) Note: N		Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:		52)				

Application/Control Number: 10/767,078

Art Unit: 2818

1. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

- The Information Disclosure Statement submitted by Applicants on January 30,
   2004 has been received and fully considered.
- 3. Claims 18-20 are rejected under 35 U.S.C. 102(b) as being anticipated by Gans et al. (U.S. Patent No. 5, 905,682)

Gans et al. disclosed in figure 4 a substrate biasing circuit [60] which includes a voltage generator [62], such as a charge pump, that has a control terminal [64] and output terminal [66] (column 4, lines 49-53). The voltage generating circuit [62] generates an output voltage, preferably a negative voltage at the output terminal [66] in normal operation (column 4, lines 57-59; column 6, lines 43-45). The substrate biasing circuit [60] has an externally accessible input terminal [72] coupled to the voltage generating circuit [62] via a control terminal [64] (column 5, lines 6-12). Gans et al. disclosed that in normal operation, the output voltage at the output terminal [66] oscillates around a predetermined voltage (column 5, lines 33-35), while during a test mode, when a voltage of +4 volts is applied to the externally accessible input terminal [72], the voltage generating circuit [62] will generate a –2 volts output signal at the output terminal [66] (column 5, lines 51-53), and when the voltage applied to the externally accessible terminal [72] is +5 volts, the voltage generating circuit [62] will generate a –3 volts (column 5, lines 55-57).

Regarding claim 19, Gans et al. disclose the substrate biasing circuit being used in a test mode (column 5, lines 38-68), which would inherently be a burn-in test mode.

Application/Control Number: 10/767,078

Art Unit: 2818

Regarding claim 20, Gans et al. discloses that the output terminal [66] of the voltage generating circuit [62] is coupled to the substrate of an integrated circuit on which the voltage generating circuit [62] is fabricated (column 5, lines 6-8). The substrate of the integrated circuit would inherently include a p-type well region or an n-well type region.

4. The following is an examiner's statement of reasons for allowance:

The prior art failed to show or suggest the internal voltage having first and second rates change in response to the change of an external voltage which also has first and second rate changes.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Pantelakis et al. is cited to show an integrated circuit device having a low voltage internal circuit and a high voltage internal circuit.

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tan T. Nguyen whose telephone number is (571) 272-1789. The examiner can normally be reached on Monday to Friday from 07:00 AM to 03:00 PM.

Application/Control Number: 10/767,078 Page 4

Art Unit: 2818

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David C. Nelms, can be reached at (571) 272-1787. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Tan T. Nguyen Primary Examiner Art Unit 2818 July 06, 2004